About this book
Memory Architecture Exploration for Programmable Embedded Systems addresses efficient exploration of alternative memory architectures, assisted by a "compiler-in-the-loop" that allows effective matching of the target application to the processor-memory architecture. This new approach for memory architecture exploration replaces the traditional black-box view of the memory system and allows for aggressive co-optimization of the programmable processor together with a customized memory system.
The book concludes with a set of experiments demonstrating the utility of this exploration approach. The authors perform architecture and compiler exploration for a set of large, real-life benchmarks, uncovering promising memory configurations from different perspectives, such as cost, performance and power.
Hardware SoC Software architecture communication computer-aided design (CAD) embedded systems multimedia network optimization production simulation system system on chip (SoC) transistor
Kluwer Academic Publishers 2002
Springer, Boston, MA
Springer Book Archive
Buy this book on publisher's site