Latches and Flip-Flops

  • Dhanasekharan Natarajan
Part of the Lecture Notes in Electrical Engineering book series (LNEE, volume 623)


Latches and flip-flops are basic sequential logic devices. The operation of SR and D latches are presented. The application SR latch for eliminating contact bounces in mechanical switches is explained. The operation of D, T and JK flip-flops is explained. Flip-flops using Master-Slave latches are also explained. Set-up time and hold time are the timing requirements of flip-flops. The timing requirements of flip-flop are defined and the method of measuring them is presented.


  1. 1.
    Modelling Latches and Flip-flops (2013) Lab Workbook, XilinxGoogle Scholar
  2. 2.
    Datasheet of Single D-Type Latch with 3-state output, SN74LVC1G373, Texas Instruments, May 2017Google Scholar
  3. 3.
    Eric M (2018) Schwartz, Switch De-bouncing with software, EEL3744C, Rev. 0, University of Florida, June 2018Google Scholar
  4. 4.
    Switch Bounce and Other Dirty Little Secrets, Maxim Application Note 287, Dallas Semiconductor, Sep 2000Google Scholar
  5. 5.
    Maier Emrys (2015) Designing with the SN74LVC1G123 monostable multivibrator, application report SLVA720. Texas Instruments, USAGoogle Scholar
  6. 6.
    Okumura T, Hashimoto M (2010) Setup time, hold time and clock-to-Q delay computation under dynamic supply noise. In: IEEE custom integrated circuits conferenceGoogle Scholar
  7. 7.
    Dally W, Poulton J (2001) Digital system engineering. Cambridge Univ. Press, CambridgezbMATHGoogle Scholar
  8. 8.
    Kumar R, Bollapalli KC, Garg R, Soni T, Khatri SP (2009) A robust pulsed flip-flop and its use in enhanced scan design. In: IEEE international conference on computer designGoogle Scholar

Copyright information

© Springer Nature Switzerland AG 2020

Authors and Affiliations

  • Dhanasekharan Natarajan
    • 1
  1. 1.BengaluruIndia

Personalised recommendations