Advertisement

Designing Power Analysis Resistant and High Performance Block Cipher Coprocessor Using WDDL and Wave-Pipelining

  • Yuanman Tong
  • Zhiying Wang
  • Kui Dai
  • Hongyi Lu
Conference paper
  • 598 Downloads
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4318)

Abstract

Novel design method and design flow of block cipher coprocessor is presented based on the WDDL (Wave Dynamic Differential Logic) and Wave-Pipelining techniques. This design flow utilized the current commercially available EDA (Electronic Design Automatic) tools to a large degree. The WDDL and wave-pipelining based coprocessor not only resists power analysis, but also achieves high performance and low power consumption in nature. According to the design flow, this paper implements a DES coprocessor. The simulation results show that the novel design method does achieve high performance, low power consumption and power analysis resistant ability at the cost of chip area.

Keywords

WDDL Wave-pipelining block cipher power analysis resistant design flow 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388–397. Springer, Heidelberg (1999)Google Scholar
  2. 2.
    Mangard, S.: Securing Implementations of Block Ciphers against Side-Channel Attacks. IAIK, Graz University of Technology. Phd. Thesis (2004)Google Scholar
  3. 3.
    Schneider, H.: Analysis of the Resistance of Different Logic Styles Against SPA & DPA Attacks. IAIK, Graz University of Technology. Master’s thesis (2003)Google Scholar
  4. 4.
    Tiri, K., Verbauwhede, I.: A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs. In: Design, Automation and Test in Europe, DATE 2005, vol. 3, pp. 58–63 (2005)Google Scholar
  5. 5.
    Tiri, K., Verbauwhede, I.: Place and Route for Secure Standard Cell Design. In: 6th International Conference on Smart Card Research and Advanced Applications, CARDIS 2004, pp. 143–158 (2004)Google Scholar
  6. 6.
    Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Design, Automation and Test in Europe, DATE 2004, pp. 246–251 (2004)Google Scholar
  7. 7.
    Wong, D.C., De Micheli, G., Flynn, M.J.: Designing High-Performance Digital Circuits Using Wave Pipelining: Algorithms and Practical Experiences. IEEE Trans. On CAD of IC and Systems 12, 25–46 (1993)CrossRefGoogle Scholar
  8. 8.
    Burleson, W.P., Ciesielski, M., Klass, F., Liu, W.: Wave-Pipelining: A Tutorial and Research Survey. IEEE Trans. On VLSI Systems 6, 464–474 (1998)CrossRefGoogle Scholar
  9. 9.
    NIST: Data Encryption Standard. Federal Information Processing Standards Publication 46 (1977)Google Scholar
  10. 10.
    Thomas, S., Messerges, E.A., Dabbish, R.H.: Sloan:Examining Smart-Card Security under the Threat of Power Analysis Attacks. IEEE Trans. on Computers 51, 541–552 (2002)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Yuanman Tong
    • 1
  • Zhiying Wang
    • 1
  • Kui Dai
    • 1
  • Hongyi Lu
    • 1
  1. 1.School of Computer ScienceNational University of Defense TechnologyChangsha, HunanP.R.C.

Personalised recommendations