• Andreas HanssonEmail author
  • Kees Goossens
Part of the Embedded Systems book series (EMSY)


Composable and predictable services require allocation of resources. Prior to the allocation, however, the resources must be dimensioned. Additionally, the resources must enable an allocation to be instantiated and enforced.


Finite State Machine Register File Message Format Output Queue Control Port 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. [2]
    AHBLite (2001) Multi-Layer AHB, AHB-Lite Product Information. ARM Limited, San Jose, CAGoogle Scholar
  2. [3]
    Akesson B, Goossens K, Ringhofer M (2007) Predator: a predictable SDRAM memory controller. In: Proc. CODES+ISSSGoogle Scholar
  3. [7]
    Arteris (2005) A comparison of network-on-chip and busses. White paperGoogle Scholar
  4. [8]
    AXI (2003) AMBA AXI Protocol Specification. ARM Limited, San Jose, CAGoogle Scholar
  5. [12]
    Beigne E, Clermidy F, Vivet P, Clouard A, Renaudin M (2005) An asynchronous NOC architecture providing low latency service and its multi-level design framework. In: Proc. ASYNCGoogle Scholar
  6. [27]
    Bjerregaard T, Sparsø J (2005) A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip. In: Proc. ASYNCGoogle Scholar
  7. [29]
    Bjerregaard T, Stensgaard M, Sparsø J (2007) A scalable, timing-safe, network-on-chip architecture with an integrated clock distribution method. In: Proc. DATEGoogle Scholar
  8. [41]
    Cummings CE (2002) Simulation and Synthesis Techniques for Asynchronous FIFO Design. Synopsys Users Group, Mountain View, CAGoogle Scholar
  9. [46]
    Dielissen J, Rădulescu A, Goossens K, Rijpkema E (2003) Concepts and implementation of the Philips network-on-chip. In: IP-Based SOC DesignGoogle Scholar
  10. [47]
    Diguet J, Evain S, Vaslin R, Gogniat G, Juin E (2007) NOC-centric security of reconfigurable SoC. In: Proc. NOCSGoogle Scholar
  11. [49]
    DTL (2002) Device Transaction Level (DTL) Protocol Specification. Version 2.2. Philips Semiconductors, Washington, DCGoogle Scholar
  12. [63]
    Goossens K, Dielissen J, Rădulescu A (2005) The Æthereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers 22(5):21–31Google Scholar
  13. [68]
    Hansson A, Goossens K (2007) Trade-offs in the configuration of a network on chip for multiple use-cases. In: Proc. NOCSGoogle Scholar
  14. [71]
    Hansson A, Coenen M, Goossens K (2007) Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip. In: Proc. CODES+ISSSGoogle Scholar
  15. [73]
    Hansson A, Goossens K, Rădulescu A (2007) Avoiding message-dependent deadlock in network-based systems on chip. VLSI Design 2007:1–10Google Scholar
  16. [78]
    Hansson A, Subburaman M, Goossens K (2009) Aelite: a flit-synchronous network on chip with composable and predictable services. In: Proc. DATEGoogle Scholar
  17. [83]
    Hoskote Y, Vangal S, Singh A, Borkar N, Borkar S (2007) A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27(5):51–61CrossRefGoogle Scholar
  18. [100]
    Kopetz H, Obermaisser R, Salloum CE, Huber B (2007) Automotive software development for a multi-core system-on-a-chip. In: Proc. SEASGoogle Scholar
  19. [103]
    Krstić M, Grass E, Gürkaynak F, Vivet P (2007) Globally asynchronous, locally synchronous circuits: overview and outlook. IEEE Design and Test of Computers 24(5):430–441CrossRefGoogle Scholar
  20. [113]
    Mangano D, Locatelli R, Scandurra A, Pistritto C, Coppola M, Fanucci L, Vitullo F, Zandri D (2006) Skew insensitive physical links for network on chip. In: Proc. NANONETGoogle Scholar
  21. [115]
    Marescaux T, Mignolet J, Bartic A, Moffat W, Verkest D, Vernalde S, Lauwereins R (2003) Networks on chip as hardware components of an OS for reconfigurable systems. In: Proc. FPLGoogle Scholar
  22. [121]
    Messerschmitt D (1990) Synchronization in digital system design. IEEE Journal on Selected Areas in Communication 8(8):1404–1419CrossRefGoogle Scholar
  23. [124]
    Miro Panades I, Greiner A (2007) Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In: Proc. NOCSGoogle Scholar
  24. [132]
    MTL (2002) Memory Transaction Level (MTL) Protocol Specification. Philips Semiconductors, Washington, DCGoogle Scholar
  25. [147]
    OCP (2007) OCP Specification 2.2. OCP International PartnershipGoogle Scholar
  26. [154]
    Panades I, Greiner A, Sheibanyrad A (2006) A low cost network-on-chip with guaranteed service well suited to the GALS approach. In: Proc. NANONETGoogle Scholar
  27. [157]
    Paukovits C, Kopetz H (2008) Concepts of switching in the time-triggered network-on-chip. In: Proc. RTCSAGoogle Scholar
  28. [162]
    Pullini A, Angiolini F, Murali S, Atienza D, De Micheli G, Benini L (2007) Bringing NoCs to 65 nm. IEEE Micro 27(5):75–85CrossRefGoogle Scholar
  29. [165]
    Rostislav D, Vishnyakov V, Friedman E, Ginosar R (2005) An asynchronous router for multiple service levels networks on chip. In: Proc. ASYNCGoogle Scholar
  30. [168]
    Rădulescu A, Dielissen J, Goossens K, Rijpkema E, Wielage P (2005) An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Transactions on CAD of Integrated Circuits and Systems pp. 4–17Google Scholar
  31. [184]
    Stergiou S, Angiolini F, Carta S, Raffo L, Bertozzi D, de Micheli G (2005) × pipes Lite: a synthesis oriented design library for networks on chips. In: Proc. DATEGoogle Scholar
  32. [186]
    Stoica I, Zhang H (1999) Providing guaranteed services without per flow management. In: Proc. SIGCOMMGoogle Scholar
  33. [196]
    Wielage P, Marinissen E, Altheimer M, Wouters C (2007) Design and DfT of a high-speed area-efficient embedded asynchronous FIFO. In: Proc. DATEGoogle Scholar
  34. [203]
    Wolkotte P, Smit G, Rauwerda G, Smit L (2005) An energy-efficient reconfigurable circuit-switched network-on-chip. In: Proc. IPDPSGoogle Scholar

Copyright information

© Springer Science+Business Media, LLC 2011

Authors and Affiliations

  1. 1.Research & Development ARM Ltd.CambridgeUK
  2. 2.Eindhoven University of TechnologyEindhovenThe Netherlands

Personalised recommendations