- 91 Downloads
Advances in fabrication technology coupled with increasingly demanding circuit specifications have caused a reduction in feature size of metal-oxide semiconductor (MOS) devices in both analog and digital integrated circuits. Associated with the continued reduction in feature size of very large scale integration (VLSI) fabrication processes is an increase in the relative variability of device characteristics. For this reason, statistical techniques are necessary in order to design integrated circuits with maximum yield.
Unable to display preview. Download preview PDF.