

Index

- 3 – dB frequency, 245
- AC_j , 215
- CI_i , 215
- HD_2 , 249
- HD_3 , 249
- HD_n , 249
- $\Delta\Sigma$ ADC, 380
- $\Delta\Sigma$ modulator, 373
- $\Delta\Sigma$ ADC, 373
- $\Delta\Sigma$ modulator, 379
- $\frac{1}{f}$ noise, 251
- A, 79
- A Register, 52
- Abstract channel mapping, 214, 215
- Abstract data channel, 208
- ACap, 309
- accessing mode, 92
- Accumulator, 52
- ACMP, 131
- ACMux, 310
- activation record, 83
- activation rule, 8
- active filters, 325, 328
- active RC filters, 328
- acyclic dataflow graphs, 6, 420
- adaptive filters, 8
- ADC, 66, 67
- ADC [expr₁], expr₂, 68
- ADC [expr], A, 66
- ADC [X+expr₁], expr₂, 68
- ADC [X+expr], A, 68
- ADC A, [expr], 66
- ADC A, [X+expr], 66
- ADC A, expr, 66
- ADD, 66
- ADD [expr₁], expr₂, 68
- ADD [expr], A, 68
- ADD [X+expr₁], expr₂, 68
- ADD [X+expr], A, 68
- ADD A, [expr], 68
- ADD A, [X+expr], 68
- ADD A, expr, 68
- ADD SP, expr, 68
- addressing mode, 51, 53
- ADFG, 420
- ADFGs, 6
- algorithm level, 422
- algorithmic high-level, 422
- Algorithmic specifications, 423
- aliasing, 376
- allpass filter, 355, 373
- amplifier transfer function, 297
- Analog bus, 282
- Analog bus and programmable interconnect, 107
- Analog circuit design, 21
- Analog comparator signals, 133
- Analog filters, 325
- analog interconnect, 129
- analog interfaces, 5
- Analog IO's, 127
- Analog programmable interconnect, 138
- Analog signal sensing, 374
- Analog signal sensing subsystem, 106
- Analog subsystem, 13
- Analog-to-digital converters, 373
- AND instructions, 75
- AO, 220, 234
- API routines, 388
- AR, 83
- arbitration, 215
- architecture customization, 415
- ARefMux, 303, 310
- arithmetic operations, 56
- arithmetic operations table, 66
- Arithmetic shift left instructions, 72
- Arithmetic shift right, 72
- ASCxxCR0, 307
- ASCxxCR1, 307
- ASCxxCR2, 307
- ASCxxCR3, 307

- ASD_{xx}CR, 392
- ASD_{xx}CR3, 392
- ASL, 72
- ASR, 72
- assembly code description, 158
- asynchronous, 212
- auto-zeroing, 289
- autozero adjustment, 295
- AUX, 133
- auxiliary output, 220, 234

- B-bit quantizer, 378
- Band Reject, 333
- Bandpass, 333
- Bandpass Filter, 333
- bandpass modulators, 381
- Bandreject, 333
- Bandstop, 334
- Basic building block modeling, 256
- baud rate, 212
- BCap, 311
- Bennett's condition, 378
- Bessel, 334
- bit rate, 212
- Bit-Bang interface, 183
- bits **Function**, 220
- bitvector, 73
- bitwise OR instruction, 75
- bitwise OR, 75
- Block composition, 428
- BLOCKID, 93
- blocking send, 209
- BMuxSC, 311
- Bode plot, 334
- Boot program, 110
- break frequencies, 343
- Broadcast signals, 132
- buffers, 215
- Buses GIO and GIE, 129
- BYP, 126
- Bypass, 142

- C block, 307
- Calibrate0, 96
- Calibrate1, 96
- CALL instruction, 81
- capacitor array, 309
- capture functions, 176
- carry flag, 65
- Cascading analog filters, 340
- CCap, 311
- CF, 66
- CF flag, 59, 68
- Chaining signals, 134
- channel charge injection, 289, 291
- channel implementation unit, 213
- Channel implementation unit allocation, 214, 215
- channel implementation units, 207
- channel length modulation, 293
- char, 82
- charge transfer phase, 295
- Chebyshev, 336
- Checksum, 93
- circuit layer, 153
- Circuit modeling, 22
- Circuit partitioning, 255
- CIU, 213
- CIU allocation, 215
- CIUs, 207
- CLK32k, 146
- CLOCK, 94, 95
- clock cycles, 53
- Clock feedthrough, 294
- clock feedthrough, 289, 291
- clock jitter, 143, 410
- Clock phase, 223
- clocking units, 14
- Clocks, 220, 388
- CMP instructions, 72
- CMRR, 249
- common-mode input impedance, 247
- Common-Mode Rejection Ratio , 249
- communication bandwidth, 212
- communication delay, 212
- Comparator, 277
- comparator, 275
- Comparator bus, 282
- compare function, 179
- compare functions, 176
- compiled-code simulation, 425, 430
- Component level, 422
- composed blocks, 429
- concept level, 422
- concept-level specifications, 422
- ConfigureCommunication, 210
- constraint transformation, 11, 42
- context-switching, 113
- continuous output, 248

- continuous-time, 24
- Continuous-time systems, 8
- control bits, 53
- Control dominated systems, 6
- control logic, 215
- Control registers, 276
- control registers, 307
- control signals, 53
- controllers, 2
- convolution, 377
- coprocessors, 3
- corner frequency, 252
- counter block, 182
- coupled circuit macromodels, 256
- CPL instruction, 75
- CPU, 12
- CPU Flags register, 53
- CPU_F, 53
- CPU_F Register , 52
- CPUCLK, 144
- crossing links, 282
- Crystal Filters, 328
- CUR_PP, 53, 56
- current page pointer, 53
- customized coprocessors, 3

- DAE, 423
- Data accuracy, 10
- data availability flag, 392
- data communication delay, 128
- data dominated, 156
- Data dominated systems, 6
- Data flow, 4
- Data Register 0, 177
- Data Register 1, 177
- data transfer, 56
- data vector, 60
- DB, 129
- DBBxxCR0, 392
- DBBxxDR1, 392
- deadband, 183
- DEC, 70
- decibel, 339
- Decimator, 387
- decimator, 373
- Declarative specifications, 423
- decrement instructions, 70
- DELAY, 94
- delay equalizers, 355
- DELSIG8_cGetData, 392
- DELSIG8_cGetDataClearFlag, 392
- DELSIG8_ClearFlag, 392
- DELSIG8_fIsDataAvailable, 392
- DELSIG8_SetPower, 392
- DELSIG8_Start, 392
- DELSIG8_StartAD, 392
- DELSIG8_Stop, 392
- DELSIG8_StopAD, 392
- Delta Sigma modulator, 424
- design and performance constraints, 42
- Design constraints, 212
- Design of the individual modules, 21
- destination indexed addressing, 52
- destination-direct addressing, 54, 55
- Developing channel implementation units, 215
- difference amplifier, 272
- different addressing modes, 53
- Differential Algebraic Equations, 423
- differential mode, 427
- Digital circuit design, 21
- Digital filters, 325
- digital Filters, 357
- digital filters, 330
- digital interfaces, 6
- Digital IOs, 126
- Digital subsystem, 14
- discontinuous output, 248
- Discrete-time systems, 8
- discrete-time systems, 110
- discretization, 378
- Distortion, 247
- DM, 427
- down-sampling, 380
- downconversion, 373, 387
- DR, 381, 382
- DR0, 177
- DR1, 177
- dynamic hardware configuration, 53
- dynamic hardware reconfiguration, 106
- Dynamic range, 381, 382

- Elmore delay, 129
- Embedded application algorithms, 110
- Enable/disable compare interrupts, 181
- enabling and disabling interrupts, 109
- Enabling/disabling interrupts, 228
- ENSWINT, 115
- equivalent resistance, 291
- EraseBlock, 94
- Event-driven systems, 8

- exceptions, 109
- exclusive OR, 56, 75
- execution flow control, 56
- execution scheduling, 155
- expr, 66
- external crystal oscillator, 146
- External Reset, 85

- face detection, 417
- face detection algorithm, 415, 420
- factory upgrade, 92
- faster memory access, 53
- fewer clock cycles, 53
- field upgrade, 92
- finite gain, 245, 373
- Finite State Machine, 85
- finite state machine, 6, 304
- Firmware routine pointers table, 218
- Firmware routines, 112
- First Order $\Delta\Sigma$ Modulator, 383
- first-order $\Delta\Sigma$ ADC, 373
- first-order modulators, 380
- fixed gain amplifier, 295
- flash memory, 52
- Flexibility, 11
- follower, 295
- FSM, 6, 85
- full protection mode, 92
- full-duplex, 213
- function call, 82
- Function Send, 209
- Functional partitioning, 157
- functional partitioning, 20, 34

- Gain, 244
- gain at frequency zero, 245
- GDI, 129
- General input/output ports, 109
- Generating actuation signals, 104
- GIE, 52
- global accuracy constraint, 11
- global analog bus, 107
- Global clock, 212
- global constraints, 42
- Global data bus, 129
- global data bus, 129
- global digital interconnect, 129
- Global digital interconnect bus, 129
- Global Interrupt Enable, 52
- Global IO's, 127

- Global Output Odd, 130
- globally enabled, 114
- glue, 215
- GOO, 130
- Grounding of biasing voltages, 254

- half-duplex, 213
- HALT, 85
- HALT instruction, 85
- hard constraints, 9
- hard distortions, 248
- hardware resource allocation, 154, 164
- Hardware-software partitioning, 163
- hardware-software partitioning, 21
- Harvard architecture, 51
- Hendrik Wade Bode, 334
- high impedance mode, 125
- High precision IMO, 143
- high-level firmware (API) layer, 153
- High-level firmware routines, 112
- High-level primitives, 209
- High-level specification, 422
- high-level synthesis, 422
- Highpass, 333
- highpass filter, 373
- horizontal links, 282

- I2C interfaces, 125
- ID, 52
- IDEA algorithm, 416
- ideal inverting amplifier, 263
- ideal linear phase filter, 337
- IDEA encryption, 415
- ILO, 143
- IMO, 143
- Impact of integrator leakage, 400
- Impact of jitter noise, 394
- Impact of noise, 267
- Impact of offset voltage, 268
- Impact of OpAmp noise, 398
- Impact of OpAmp poles, 265, 273
- Impact of OpAmp saturation, 403
- Impact of OpAmp slew rate, 401
- Impact of switch thermal noise, 396
- implementation domain selection, 34
- in-band noise power, 394, 396
- INC, 70
- INC instructions, 70
- INDEX instructions, 66
- Index Register, 52

- inductor-based filters, 332
- infinite impulse response, 362
- Input and output ports, 14
- input channel, 110
- Input impedance, 247
- input offset error, 295
- input part of the global analog bus, 139
- input-referred noise, 253
- instruction clock cycles, 65
- Instruction for comparison, 72
- Instruction for incrementing and decrementing, 70
- Instruction for shifting and rotation, 72
- Instruction for subtraction, 68
- instruction opcodes, 65
- instruction semantics, 65
- instruction set, 51
- instructions, 53
- Instructions for arithmetic operations, 66
- Instructions for data transfer, 56
- instructions for flow control, 80
- Instrumentation amplifiers, 269
- INT_MSKx, 114, 392
- integrator, 272
- integrator leakage, 410
- interconnect buses, 14
- interconnection structure, 425
- internal low speed oscillator, 143
- internal main oscillator, 143
- internal oscillator, 146
- internal registers, 51, 52
- Interrupt Clear Registers, 115
- Interrupt controllers, 14
- Interrupt Mask Registers, 114
- Interrupt Service Routines, 82, 112
- Interrupt subsystem, 109
- interrupt system, 53
- Interrupt Table, 114
- Interrupt table, 109
- Interrupt Vector Clear, 116
- Interrupts, 223
- IO Bank Select, 52
- IRAMDIS, 93
- IsEmpty, 209
- IsOverrun, 210
- ISRs, 82
- IST, 425

- JACC, 80
- JACC expr, 80

- JC, 80
- JC expr, 80
- JMP, 80
- JMP expr, 81
- JNC, 80
- JNC expr, 81
- JNZ, 80
- JNZ expr, 81
- Jump Instructions, 80
- JZ, 80
- JZ expr, 81

- KEY1, 94
- KEY2, 94
- KILL signal, 183

- latency constraint, 9
- LCALL instruction, 81
- linear mode, 292
- linear operation mode, 293
- linear operational amplifier, 244
- Linear Time Invariant System, 362
- LJMP, 80
- LJMP expr, 81
- local constraints, 42
- Local programmable interconnect, 107, 138
- lock time, 144
- logical operations, 56
- loosely coupled, 12
- Low power and low energy consumption, 10
- low-level firmware layer, 153
- Low-level firmware routines, 112
- lowpass $\Delta\Sigma$ modulators, 381
- lowpass filter, 333
- lowpass modulators, 381
- LTIS, 362

- M8C instruction set, 56, 57, 161
- M8C microcontroller, 51
- macro level, 422
- macromodel, 254
- Main timer function, 177
- mapping(binding), 154
- Matrix of configurable analog blocks, 106
- maximally flat response, 336
- mean square value, 250
- Mechanical filters, 328
- memory read, 53
- Memory Space, 91
- Memory subsystem, 107

- Memory system, 13
- memory write, 53
- Microcontroller Addressing Modes, 53
- Microcontroller Architecture, 51
- MiniProg, 40
- MiniProg programmer, 43
- mixed-signal design automation, 421, 424
- mixed-signal system simulation, 425
- Mode 4, 223
- Modeling of clipping, 261
- Modeling of common-mode rejection ratio, 261
- Modeling of harmonic distortion, 261
- Modeling of power-supply rejection ratio, 261
- modeling procedure, 19
- Moderate precision IMO, 143
- Mode 0, 223
- Mode 1, 223
- Mode 3, 223
- modulator quantizer, 380
- MOSFET, 297
- MOSFET transistor models, 255
- MOV, 56, 57, 161
- MOV [expr₁], expr₂, 58
- MOV [expr], A, 58
- MOV [expr], X, 58
- MOV [X+expr₁], expr₂, 58
- MOV [X+expr], A, 58
- MOV A, [expr], 58
- MOV A, [X+expr], 58
- MOV A, expr, 58
- MOV A, reg[expr], 58
- MOV A, X, 58
- MOV REG[expr₁], expr₂, 58
- MOV REG[expr], A, 58
- MOV REG[X+expr₁], expr₂, 58
- MOV REG[X+expr], A, 58
- MOV X, 58
- MOV X, [X+expr], 58
- MOV X, A, 58
- MOV X, expr:, 58
- MOV X,SP, 58
- MR, 53
- Multi-mode systems, 7
- multiple abstract channels, 215
- MVI, 56
- MVI [expr], A, 59
- MVI A, [expr], 59
- MVI instruction, 56
- MVI instructions, 59
- MVR_PP, 56, 59
- MVW_PP, 56
- MW, 53
- N-port representation, 429
- Networks of embedded systems, 3
- NewValueReceived, 210
- NewValueSent, 209
- NMUX connections, 138
- Noise, 250
- Noise level, 213
- Noise modeling, 260
- Noise power density, 251
- noise transfer function, 373, 381
- noise-shaping, 373, 379–381
- nonblocking receive, 209
- nonblocking send, 209
- noninverting amplifier, 270
- Nonlinear distortion, 248
- Nonvolatile memory space, 52
- nonzero resistance, 297
- nonzero resistance, 291
- nonzero switch resistance, 289
- NOP instruction, 85
- NTF, 373, 381
- Number of physical links, 212
- Nyquist frequency, 373, 375, 380, 409
- Nyquist sampling theorem, 375, 409
- Offset voltage, 249
- On Chip Emulation Unit, 16
- on resistance, 297
- OpAmp, 277
- OpAmp finite gain, 289
- OpAmp noise, 373, 410
- OpAmp power mode, 308
- open drain, drives low mode, 125
- operand value, 53
- Operation binding, 170
- Operation binding/scheduling, 168
- Operation scheduling, 170
- oscillator control register, 145
- OSR, 380
- output channels, 110
- Output impedance, 244, 247
- Output saturation, 250
- Overrun, 221
- Oversampling, 373, 380
- oversampling, 379
- oversampling ratio, 380

- Page Mode, 52
- parallel protocols, 213
- Passband, 333
- passive analog filters, 332
- Passive Filters, 327
- PC, 52
- PC register, 52
- pending, 114
- Performance attributes, 423
- performance estimation, 424
- performance evaluation mechanism, 19
- Performance metrics, 212
- performance-critical, 201
- performance-criticality, 157
- Phase Locked Loop, 144
- phase-shift filters, 355
- Philips PNX 1300, 3
- PICmicro, 44
- PLL, 144
- PMUX connections, 138
- PO, 234
- Pogoed, 52
- pointer, 53, 56
- pointer address, 56
- Pole and zero modeling, 258
- Poles and zeros, 245
- POP A, 63
- POP and PUSH instruction set, 63
- POP and PUSH instructions, 63
- POP instruction, 63
- POP X, 63
- posted, 114
- Power mode, 283
- Power spectral density, 251
- power spectral density, 379, 383
- Power supply, 14
- Power Supply Rejection Ratio, 250
- predefined routines, 83
- primary output, 234
- Priority encoder, 109, 114
- processing and control algorithms, 104
- profiling, 152, 416
- Program Counter, 52
- programmable capacitor arrays, 308
- Programmable outputs, 282
- PRTxDM0, 125
- PRTxDM1, 125
- PRTxDM2, 125
- PSD, 251
- PSoC architecture, 12
- PSoC resources, 53
- PSRR, 250
- pulse width modulation, 184
- PUSH A, 63
- PUSH instruction, 63
- PWM, 184
- PWM_bReadCounter, 185
- PWM_bReadPulseWidth, 185
- PWM_Start, 184
- PWM_Stop, 185, 186
- PWM_WritePeriod, 185, 187
- PWM_WritePulseWidth, 185, 186
- PWR, 142, 308
- quantization, 374, 378
- quantization bits, 379
- quantization error, 378
- quantization noise, 378
- quantization noise power, 379, 383
- quantizer block, 378
- quantizer model, 381
- quantizer modeling, 379
- RBotMux, 138
- RDI, 131
- RDIIS, 135
- RDI_LLT, 135
- RDI_RI, 135
- RDI_RO, 135
- RDI_SYN, 135
- reactive systems, 110
- Read compare value, 179
- ReadBlock, 94
- Real OpAmps, 244
- Real-time constraints, 9
- Receive, 209
- receive register, 221
- reconfigurable, 280
- reconfigurable blocks, 53
- referential transparency, 423
- Register GDLE_IN, 130
- Register GDLE_OU, 131
- Register GDLO_IN, 130
- Register GDLO_OU, 131
- Register RDI_RI, 135
- Register space, 53
- register space, 53, 106
- registers, 53
- Registers RDILLT, 137

- resistive pull down mode, 124
- resistive pull up, 125
- resistor matrix, 277
- resource-constrained, 12
- RET, 82
- RET instructions, 82
- RETI, 82
- RETI instructions, 82
- RI, 133
- RI interconnect, 132
- RLC, 72
- RLC Filters, 328
- RMS, 250
- RO, 134
- RO interconnect, 132
- Robustness, 10
- ROM Space, 92
- ROMX, 94
- ROMX instructions, 65
- Root mean square value, 250
- Rotate left through Carry, 72
- Row digital interconnect, 131
- RRC, 72
- RX, 221
- RX input, 234
- RX Reg Full, 221

- safe POP, 64
- safe PUSH, 64
- Safety, 10
- Sallen–Key, 349
- sampled system, 25
- sampling, 374
- Sampling and Quantization, 374
- sampling frequency, 375, 380
- SAR, 322
- saturation, 292, 373
- SBB, 68
- SBB [expr₁], expr₂, 70
- SBB [expr], A, 70
- SBB [X+expr₁], expr₂, 70
- SBB [X+expr], A, 70
- SBB A, [expr], 68
- SBB A, [X+expr], 70
- SBB A, expr, 68
- SBB and SUB instructions, 68
- scheduling, 215
- Schmitt triggers, 275
- SCLK, 219, 220, 223
- SCR, 430

- SC amplifiers, 289
- second-order $\Delta\Sigma$ modulator, 405
- second-order harmonic distortion, 249
- second-order modulators, 380
- selectable gain polarity amplifier, 309
- semantics of ADC and ADD, 66
- semantics of SBB and SUB, 68
- Sending/Receiving data, 227
- Sending\receiving data, 235
- Sensing of analog signals, 104
- Sensing/communication of digital data, 104
- sequence detector, 85
- Serial protocols, 213
- Serial transmission and reception, 221
- SFG, 423
- shift and rotate instructions, 72
- short time-to-market, 8
- signal attributes, 423
- signal flow graphs, 423
- signal processing flow, 24
- signal quantization, 379
- signal transfer function, 373, 381
- signal-to-noise ratio, 12, 253, 381
- simplex, 213
- simulation models, 373
- sinc, 388
- sinc function, 377
- single-bit quantizer, 382
- single-pole model, 266
- single-pole OpAmp, 246
- Slave Select, 224
- slew rate, 250, 373, 410
- slow strong drive, 125
- small size and weight, 8
- SNR, 253, 381
- Software characterization, 22
- Software development, 21
- source indirect post-increment addressing, 56
- source-direct addressing, 55
- Source-direct destination-direct addressing, 54
- source-immediate addressing, 54, 55
- source-indexed addressing, 52
- source-indexed and destination-indexed addressing, 55
- SP, 52
- specialized interfaces, 2
- specification languages, 422
- SPI Complete, 221
- SPI master, 219

- SPI slave, 219
- SPIM, 219
- SPIM communication, 228
- SPIM_bReadStatus, 228
- SPIM_SendTxData, 227
- SPIM_Start, 226
- SPIM_Stop(SPIS_Stop), 226
- SPIS, 219
- SPIS communication, 229
- SPIS_bReadStatus, 228
- SPIS_DisableSS, 228
- SPIS_EnableSS, 228
- SPIS_SendTxData, 227
- SR, 223, 250
- SRAM, 52, 53
- SRAM page selection, 64
- SRAM space, 53, 91
- SROM functions, 94
- SS, 219, 224
- SSC, 83
- SSC instruction, 92
- SSCs, 82, 83
- stack, 52
- stack description, 79
- stack operations, 63
- stack pointer, 52
- stack-based operations, 79
- Starting/stopping the **SPI** module, 226
- Starting/stopping the **UART**, 234
- static hardware reconfiguration, 106
- STD_PP, 64
- STF, 373, 381
- stop band amplitude characteristics, 334
- structural macromodel, 427
- structural pattern, 429
- SUB, 68
- SUB [expr₁], expr₂, 70
- SUB [expr], A, 70
- SUB [X+expr₁], expr₂, 70
- SUB [X+expr], A, 70
- SUB A, [expr], 70
- SUB A, [X+expr], 70
- SUB A, expr, 70
- successive approximation register, 322
- summing amplifier, 271
- SWAP A, [expr], 63
- SWAP A, SP, 63
- SWAP A, X, 63
- SWAP instructions, 62
- SWAP X, [expr], 63
- SWBootReset, 93
- switch thermal noise, 410
- switched capacitance filters, 330
- switched capacitor, 289, 290
- switched capacitor comparator, 299
- switched capacitor integrator, 300
- Switched capacitors, 330
- symbolic channel names table, 218
- symbolic composition rule, 430
- symbolic processing, 423
- synchronous, 212
- SYSCLK, 144
- SYSCLKX2, 144
- system buses, 109, 128
- system bus (DB), 110
- system clocks, 110
- system specification, 20
- System Supervisory Calls, 82, 83
- system topology, 423
- system-level tradeoff analysis, 21
- T_{busy waiting}*, 128
- T_{data com}*, 128
- table offset, 66
- TableRead, 94
- tachometer, 27
- tachometer servicing ISR, 117
- task graphs, 7
- temporal resistors, 330
- ten addressing modes, 54
- terminal count, 176
- terminal count interrupt, 177
- Test mode, 282
- test with mask, 79
- THD, 249
- Thermal noise, 252
- throughput, 212
- throughput constraint, 9
- tightly coupled, 12
- time-delay filters, 355
- timing constraint, 9
- total harmonic distortion, 249
- tradeoff analysis, 19
- transfer function, 246
- transmit register, 221
- TST, 79
- TST instructions, 79
- Two bit ADC, 303
- two-step conversion, 374

- TX, [221](#)
- TX REG EMPTY, [221](#)
- Type 1 Decimators, [196](#)

- UART Block, [229](#)
- UART Hardware Circuit, [230](#)
- UART_bReadRxData, [235](#)
- UART_bReadRxStatus, [235](#)
- UART_DisableInt, [236](#)
- UART_EnableInt, [236](#)
- UART_SendData, [235](#)
- UART_SetTxIntMode, [236](#)
- uncorrelated noise currents, [250](#)
- uncorrelated noise voltages, [250](#)
- uncoupled circuit macromodels, [258](#)
- uniform quantizer, [378](#)
- unity gain frequency, [246](#)
- unprotected mode, [92](#)

- valid implementation, [215](#)
- ValidCI(AC_j), [215](#)
- VC1, [145](#)
- VC2, [145](#)
- VC3, [146](#)
- VCVS, [349](#)
- vertical links, [282](#)
- very large instruction word, [17](#)

- Watchdog-Timer-Reset, [85](#)
- Weak distortion, [248](#)
- white noise, [251](#), [378](#)
- Write compare value, [179](#)
- Write period function, [177](#)
- WriteBlock, [96](#)

- X, [83](#)
- X Register , [52](#)
- XII, [52](#), [53](#)
- XII Register, [53](#)
- XOR, [56](#), [75](#)
- XOR instructions, [75](#)

- zero flag, [65](#)
- ZF, [52](#)