

Index

A

Analogue detectability interval, 33
Automatic test pattern generation, 105

B

Bridging defect, 33

C

CMOS, 1, 33
Coding, 217

D

Defect, 33
Defect characterization, 217
Delay fault testing, 71
Delay faults, 71
Dependability assessment, 217
Design for test, 71, 187
Diagnosis, 1, 33

E

Error detection, 217

F

Fault-injection-based testing, 217
Fault models, 133, 157, 217
Fault simulation, 105
Full open, 1

L

Layout rules, 217

Logic diagnosis, 133

Low power test, 187

M

March test, 157
Memory modeling, 157
Memory testing, 157

N

Nanometer technologies, 1

O

Open defect, 1

R

Realistic model, 33
Resistive defects, 105
Resistive open, 1

S

Self-checking, 217
Short, 33
Small delay defects, 71

T

Test, 1, 33
Testability improvement, 217
Testing procedures, 217
Test sequences generation, 217

V

VLSI, 1, 33