

Introduction to Mixed-Signal, Embedded Design

Introduction to Mixed-Signal, Embedded Design

Alex Doboli

*State University of New York
Stony Brook, NY, USA*

Edward H. Currie

*Hofstra University
Hempstead, NY, USA*

 Springer

Alex Doboli
Department of Electrical Engineering
State University of New York
Stony Brook, NY 11794, USA
adoboli@ece.sunysb.edu

Edward H. Currie
Department of Computer Science
Hofstra University
Hempstead, NY 11549, USA
edward.currie@hofstra.edu

A previous version of this book was published by The Cypress University Alliance in 2007

ISBN 978-1-4419-7445-7 e-ISBN 978-1-4419-7446-4
DOI 10.1007/978-1-4419-7446-4
Springer New York Dordrecht Heidelberg London

Library of Congress Control Number: 2010937588

Mathematics Subject Classification (2011): 94CXX, 94-04

©Springer Science+Business Media, LLC 2011

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

Springer is part of Springer Science+Business Media(www.springer.com)

Contents

Preface	xix
Acknowledgment	xxiii
1 An Overview of Mixed-Signal, Embedded System Design	1
1.1 Embedded Applications	2
1.2 Embedded Architectures	12
1.3 Top-Down Design Flow	19
1.4 Embedded Systems Market	23
1.5 Embedded Design Example: Fan Control System	23
1.5.1 Description of the Fan Controller System	24
1.5.2 Design of the Fan Controller System	29
1.6 Conclusions	42
1.7 Further Readings	43
1.8 Recommended Exercises	45
2 Microcontroller Architecture	51
2.1 Microcontroller Architecture	51
2.1.1 Microcontroller Addressing Modes	53
2.1.2 Instruction Set	56
2.2 Memory Space	91
2.3 Conclusions	96
2.4 Recommended Exercises	98
3 Hardware and Software Subsystems of Mixed-Signal Architectures	103
3.1 Subsystems of the PSoC Mixed-Signal Architecture	104
3.1.1 PSoC Hardware Components	106
3.1.2 PSoC Software Components	110
3.2 The PSoC Interrupt Subsystem	114
3.2.1 Case Study: Tachometer Interrupt Service Routines	117
3.3 Global I/O Ports	124
3.4 System Buses	128
3.5 System Clocks	143
3.6 Conclusions	146
3.7 Recommended Exercises	149

4	Performance Improvement by Customization	151
4.1	Introduction to Application-Specific Customization	152
4.2	Design Methodology for Architecture Customization	155
4.2.1	System Specification and Profiling	155
4.2.2	System Partitioning and Implementation	160
4.3	Programmable Digital Blocks	173
4.3.1	Timer Block	176
4.3.2	Counter Block	182
4.3.3	Deadband Block	183
4.4	Customized PSoC Digital Blocks	184
4.4.1	Pulse Width Modulator Blocks	184
4.4.2	Multiply ACcumulate	189
4.4.3	Decimator Blocks	196
4.5	Conclusions	201
4.6	Recommended Exercises	203
5	Programmable Data Communication Blocks	207
5.1	Abstract Communication Channels	208
5.2	Channel Implementation Units	212
5.3	Hardware-Software Implementation of Channels	214
5.4	Channel Implementation Unit: SPI Block	219
5.4.1	Hardware Circuit	220
5.4.2	Software Routines	226
5.5	Channel Implementation Unit: UART Block	229
5.5.1	UART Hardware Circuit	230
5.5.2	Software Routines	234
5.6	Conclusions	238
5.7	Recommended Exercises	239
6	Continuous-Time, Analog Building Blocks	243
6.1	Introduction to Operational Amplifiers	244
6.1.1	Ideal OpAmps	244
6.1.2	Real OpAmps	244
6.1.3	OpAmp Macromodeling	254
6.2	Continuous-Time Analog Building Blocks	263
6.2.1	Inverting Amplifiers	263
6.2.2	Non-Inverting Amplifier	270
6.2.3	Summing Amplifier	271
6.2.4	Difference Amplifier	272
6.2.5	Integrator	272
6.2.6	Comparator	275
6.3	Reconfigurable Continuous-Time Analog Blocks	276
6.4	Conclusions	283
6.5	Recommended Exercises	285
7	Switched-Capacitor Blocks	289
7.1	Introduction To Switched Capacitor Techniques	290
7.1.1	Nonidealities in Switched Capacitor Circuits	291
7.2	Active Switched Capacitor Circuits	295
7.2.1	Fixed Gain Amplifier	295

7.2.2	Comparators	299
7.2.3	Switched Capacitor Integrator	300
7.2.4	Switched Capacitor Differentiator	302
7.2.5	Reference Selection	303
7.2.6	Analog-to-Digital Conversion	305
7.3	Switched Capacitor PSoC Blocks	306
7.3.1	Type C Switched Capacitor Blocks	307
7.3.2	Type D Switched Capacitor Blocks	311
7.4	Conclusions	320
7.5	Recommended Exercises	322
8	Analog and Digital Filters	325
8.1	Filter Fundamentals	326
8.1.1	Passive Filters	327
8.1.2	Linear Active Filters	328
8.1.3	Digital Filters	330
8.1.4	Filter Components	331
8.2	Filter Design	332
8.2.1	Specific Filter Types	334
8.2.2	Filter Parameters	338
8.2.3	Scaling and Normalization	339
8.2.4	Cascading Analog Filters	340
8.3	Analog Filters	344
8.3.1	Time-Continuous Integrators as Filters	344
8.3.2	The Passive Lowpass Filter	346
8.3.3	The Sallen–Key Lowpass Active Filter	349
8.3.4	The Switched-Capacitance Filter	351
8.3.5	Biquad Switched Capacitor Filter	352
8.3.6	An Allpass Filter	355
8.4	Digital Filters	357
8.4.1	Digital FIR Filter	359
8.4.2	Infinite Impulse Response Filter	362
8.5	Filter Design Software Tools	365
8.6	Conclusion	366
8.7	Recommended Exercises	367
9	$\Delta\Sigma$ Analog-to-Digital Converters	373
9.1	Nyquist ADCs—A Short Introduction	374
9.1.1	Sampling and Quantization	374
9.1.2	Sampling	374
9.1.3	Quantization	378
9.2	$\Delta\Sigma$ ADCs	379
9.2.1	Oversampling and Noise-Shaping	380
9.2.2	$\Delta\Sigma$ ADC Performance	381
9.2.3	First-Order $\Delta\Sigma$ Modulator	383
9.2.4	PSoC Implementation of First-Order $\Delta\Sigma$ Modulators	387
9.2.5	Impact of Circuit Non-Idealities on $\Delta\Sigma$ Modulator Performance	394
9.2.6	Second-Order $\Delta\Sigma$ Modulator	405
9.3	Conclusions	409

10 Future Directions in Mixed-Signal Design Automation	413
10.1 Top-Down Design and Design Activities	413
10.2 Two Examples of Architecture Customization	415
10.2.1 IDEA Algorithm for Data Encryption	415
10.2.2 Face Detection for Image Processing	417
10.3 Challenges in Mixed-Signal Design Automation	421
10.3.1 High-Level Specification of Analog and Mixed-Signal Systems	422
10.3.2 Fast Performance Estimation by Customized Simulation Code	424
10.3.3 High-Level Synthesis of Analog Subsystems	435
Index	443

List of Figures

1.1	Popular sensing and actuation devices in embedded applications.	3
1.2	Dataflow and structure of embedded systems.	4
1.3	Analog input interfaces in embedded systems.	4
1.4	Digital input interfaces in embedded systems.	5
1.5	Functionality types for embedded systems.	7
1.6	Real-time constraints in embedded systems.	9
1.7	Signal properties and nonidealities in analog circuits.	10
1.8	Embedded systems design and performance requirements.	11
1.9	PSoC mixed-signal SoC architecture.	13
1.10	Top-down embedded system design flow.	20
1.11	Linear signal-processing flow.	24
1.12	Feedback signal-processing flow (concept-level description).	25
1.13	Block structure for the embedded fan control system (concept-level description).	25
1.14	Temperature reading procedure.	26
1.15	DC motor model and operation.	27
1.16	Temperature sensor.	28
1.17	Interfaced fan controller system (concept-level description).	29
1.18	Design flow for the embedded fan controller.	31
1.19	Fan controller I/O specification (PSoC Express).	32
1.20	System structure and table lookup transfer function (PSoC Express).	33
1.21	Block-level design after functional partitioning.	35
1.22	Refined block-level design after domain selection.	36
1.23	Circuit level implementation after domain selection.	38
1.24	PSoC implementation (after circuit implementation and software development).	39
1.25	Implementation I/O pins.	40
1.26	LCD device operation for monitoring and debugging.	41
1.27	Fan controller monitoring using HyperTerminal.	41
2.1	The M8C microcontroller structure.	52
2.2	Source-immediate addressing mode.	53
2.3	Source-direct and destination-direct addressing modes.	54
2.4	Source-indexed and destination-indexed addressing modes.	55
2.5	MVI instructions.	59
2.6	Data vector transfer example.	60
2.7	Assembly code for data vector transfer.	61
2.8	Stack description and stack-based operations.	65
2.9	Index instruction.	65
2.10	Shift and rotate instruction.	71

2.11	Assembly code for multiplication.	74
2.12	Bit manipulations.	80
2.13	Stack-based operations.	84
2.14	Sequence detector.	86
2.15	Sequence detector design.	87
2.16	Sequence detector implementation using INDEX instructions.	89
2.17	RAM-based sequence detector implementation.	90
2.18	Paged SRAM space.	91
2.19	ReadBlock and WriteBlock SROM functions.	95
3.1	Sense-process and control-actuate flow in embedded applications.	104
3.2	Subsystems of the PSoC architecture.	105
3.3	Matrix of programmable analog blocks.	107
3.4	Matrix of programmable digital blocks.	108
3.5	(a) Boot program and (b) application routine.	111
3.6	Hierarchy of abstraction levels in a mixed-signal architecture.	113
3.7	Interrupt system.	114
3.8	Tachometer interfacing to PSoC.	117
3.9	Specification of the tachometer ISR.	118
3.10	Data structure for handling multiple tachometers.	119
3.11	Pseudocode of the FSM1 ISR.	121
3.12	Pseudocode of the FSM2 ISR.	122
3.13	Connecting multiple tachometers to PSoC.	123
3.14	Hardware and software components implementing the tachometer ISR.	123
3.15	Port driving modes.	124
3.16	GPIO block structure.	127
3.17	PSoC system buses.	128
3.18	Bus connections to the I/O ports.	129
3.19	Bus connections to the I/O ports.	130
3.20	Direct connection of buses G1x and buses GOx.	131
3.21	Array digital interconnect.	132
3.22	Structure of the row digital interconnect.	133
3.23	Row digital interconnect.	134
3.24	Chaining of the programmable digital blocks.	135
3.25	Control registers for programming row digital interconnect.	136
3.26	Local programmable interconnect for the continuous-time analog blocks.	139
3.27	Local programmable interconnect for the switched capacitor analog blocks.	140
3.28	Input port connections for the programmable analog blocks.	141
3.29	Output port connections for the programmable analog blocks.	142
3.30	PSoC system clocks.	143
4.1	Hardware module implementation for reusability.	153
4.2	Design flow for architectures with single processor and shared coprocessors.	154
4.3	Example of a data processing intensive application.	155
4.4	Organization of arrays in the memory.	156
4.5	Block structure of the system specification.	157
4.6	Refined block structure of the system specification.	159
4.7	Generic architecture consisting of processor and shared coprocessor.	162
4.8	Customized hardware circuits for the performance-critical blocks.	163
4.9	Customized hardware circuits for Blocks 10-1 and 11-1.	165

4.10	Data path for Blocks 10-1 and 11-1.	166
4.11	Controller circuits for Blocks 10-1 and 11-1.	166
4.12	Data path for Blocks 10-1 and 11-1.	167
4.13	Controller for Blocks 10-1 and 11-1.	169
4.14	Modified data processing algorithm.	169
4.15	Inner loop parallelization for the modified algorithm.	170
4.16	Operation scheduling for different hardware resource sets.	171
4.17	PSoC's array of programmable digital blocks PSoC.	172
4.18	Programmable digital block.	173
4.19	Programmable clocks of the digital blocks.	175
4.20	Input and output configuration.	176
4.21	Dataflow of the timer block.	177
4.22	Main timer function and the corresponding control registers.	178
4.23	Timing diagram for the PSoC timer circuit.	179
4.24	Terminal count firmware routines.	179
4.25	Compare functionality and the corresponding control registers.	180
4.26	Capture function related firmware routines.	182
4.27	The counter functionality and the related control registers.	183
4.28	Configuration and function registers for the deadband circuit.	183
4.29	Deadband circuit timing diagram.	184
4.30	Pulse width modulator.	185
4.31	PWM firmware level routines.	186
4.32	PWM firmware routines (continued).	187
4.33	PWM firmware routines (continued).	188
4.34	PWM firmware routines (continued).	188
4.35	PWM implementation as assembly code routines.	189
4.36	Multiply accumulate (MAC) circuit.	190
4.37	C code for scalar product algorithm.	191
4.38	Assembly code generated by a C compiler.	192
4.39	Assembly code generated by a C compiler (continued).	193
4.40	Assembly code for scalar product without using MAC.	194
4.41	Assembly code for scalar product using MAC.	195
4.42	Dataflow of the decimation operation.	195
4.43	ADC performance as a function of the decimation factor M.	197
4.44	Structure of the PSoC type 1 decimator circuit.	197
4.45	Structure of the PSoC type 2 decimator circuit.	199
4.46	Programming of the decimator circuit.	200
5.1	Data communication between modules.	208
5.2	High-level data communication primitives.	209
5.3	Pseudocode of a communicating module.	211
5.4	Successive refinement steps for communication design.	216
5.5	Handling abstract channels and channel implementation units.	219
5.6	PSoC <i>SPI</i> blocks.	220
5.7	PSoC <i>SPIM</i> dataflow.	220
5.8	PSoC <i>SPIS</i> dataflow.	221
5.9	<i>SPI</i> circuit operation.	222
5.10	Timing diagrams of the <i>SPIM</i> circuit.	222
5.11	<i>SPI</i> communication.	225
5.12	Improved <i>SPI</i> communication.	225

5.13	<i>SPIM</i> start and stop routines.	226
5.14	<i>SPIM</i> send and receive routines.	227
5.15	<i>SPIM</i> read status function.	227
5.16	Program using the <i>SPIM</i> -related routines.	228
5.17	Program using the <i>SPIS</i> related routines.	229
5.18	Block structure of the block <i>UART</i>	230
5.19	<i>UART</i> receiver operation.	231
5.20	Waveforms for the <i>UART</i> transmit operation.	232
5.21	<i>UART</i> receiver operation.	233
5.22	Waveforms for the <i>UART</i> receiver operation.	235
5.23	<i>UART</i> related functions.	235
5.24	Finding the status of the Rx and Tx subblocks.	236
5.25	Receiving and sending data using the <i>UART</i> block.	237
6.1	Ideal OpAmp symbol and macromodel.	244
6.2	OpAmp macromodel.	245
6.3	Magnitude and phase response for the single-pole OpAmp model.	246
6.4	Magnitude and phase response for the three OpAmp model.	247
6.5	Definition of circuit distortion.	248
6.6	Noise modeling.	253
6.7	Detailed OpAmp macromodel.	254
6.8	Single-stage OpAmp.	255
6.9	Linear <i>hybrid-π</i> MOSFET model.	255
6.10	Transformed linear <i>hybrid-π</i> MOSFET model.	256
6.11	Macromodels of the single-stage OpAmp basic building blocks: (a) differential input, (b) biasing circuit, and (c) current mirror.	257
6.12	Coupled macromodel of the single-stage OpAmp.	258
6.13	Signal path of the single-stage OpAmp.	259
6.14	Uncoupled macromodel for single-stage OpAmp.	260
6.15	Macromodel for single-stage OpAmp with power-supply variation.	262
6.16	Nonlinear macromodel for single stage OpAmp.	262
6.17	Inverting amplifier.	263
6.18	Impact of the OpAmp pole on the amplifier behavior.	266
6.19	Noise analysis for inverting amplifier.	267
6.20	Impact of offset voltage on inverting amplifier output.	268
6.21	Instrumentation amplifier.	269
6.22	Non-inverting amplifier circuit.	270
6.23	Summing amplifier circuit.	271
6.24	Difference amplifier circuit.	272
6.25	Integrator circuit.	273
6.26	Integrator circuit with a single-pole OpAmp.	274
6.27	Schmitt trigger: (a) inverting circuit, (b) noninverting circuit, and (c) transfer characteristics.	275
6.28	Analog section of the PSoC architecture.	276
6.29	Reconfigurable continuous-time analog block.	277
6.30	Control registers for PSoC continuous-time analog block.	278
6.31	Possible connections to the resistor matrix bottom node in CT blocks.	278
6.32	Types of links between continuous-time and switched capacitor analog blocks.	280
6.33	Types of links between continuous-time analog blocks.	281
6.34	Connections between analog bus and continuous-time analog blocks.	282
6.35	Instrumentation amplifier implemented using PSoC.	283

7.1	Moving charge with current stimulus.	290
7.2	Time behavior of switched capacitor circuits.	292
7.3	(a) Channel charge injection and (b) clock feedthrough.	294
7.4	Switched capacitor fixed gain amplifier.	295
7.5	Set for (a) signal acquisition (ϕ_1) phase and (b) charge transfer (ϕ_2) phase.	296
7.6	Impact of finite OpAmp gain of the SC amplifier performance.	298
7.7	Dependency of the amplifier gain on the OpAmp's finite gain.	298
7.8	Amplifier with input switches swapped.	299
7.9	Selectable gain polarity amplifier.	300
7.10	Switched capacitor comparator.	300
7.11	Switched capacitor integrator.	301
7.12	Integrator operation.	301
7.13	Switched capacitor differentiator.	302
7.14	Improved reference selection for noninverting amplifier.	303
7.15	Simple two bit analog-to-digital converter.	304
7.16	Simple two bit analog-to-digital converter.	304
7.17	Analog to digital modulator.	305
7.18	The analog section of the PSoC architecture.	307
7.19	Type C Switched capacitor block.	308
7.20	Type D switched capacitor block.	312
7.21	Differential amplifier with common mode output.	313
7.22	PSoC block placement for the differential amplifier with common mode output.	313
7.23	PSoC implementation of a four state ADC.	316
7.24	Assembly code for two bit ADC.	317
7.25	Isolated analog driver.	318
7.26	Analog isolator driver block placement.	319
8.1	Classical filter functionality.	327
8.2	Examples of lumped, LRC, passive filters. (Reproduced with permission).	329
8.3	Ideal versus nonideal resistors and capacitors.	332
8.4	A graphical representation of basic filter types.	333
8.5	Example of a typical Bode plot.	335
8.6	Sixth order lowpass filter characteristics.	341
8.7	Fifth Order Bandpass filter characteristics.	341
8.8	Typical S-K Analog Filter Section.	342
8.9	A simple integrator-based filter.	345
8.10	Integrator-Based Filter Network.	346
8.11	Integrator-based filter.	346
8.12	Simple Passive LP and HP Filters.	347
8.13	Simple lowpass filter with gain K.	348
8.14	Sallen-Key Filter.	348
8.15	Biquad LP Filter.	355
8.16	Switched Capacitance Lowpass Filter.	356
8.17	First-order passive lowpass, RC filter.	356
8.18	Fourth-order lowpass RC filter.	356
8.19	PSoC's two-pole lowpass design tool (Excel-based).	357
8.20	PSoC bandpass filter design tool (Excel-based).	358
8.21	PSoC's filter design wizard.	359
8.22	PSoC's lowpass filter design wizard.	360
8.23	Allpass Filter.	360

8.24	A very simple allpass filter.	361
8.25	Linear phase second-order lowpass filter.	361
8.26	Sampled single pole passive filter.	363
8.27	Second-order IIR filter topology.	363
8.28	LP, HP equivalent digital filter.	364
8.29	Biquadratic response as a function of gain, ω , and d	365
9.1	Analog signal sensing in embedded systems.	374
9.2	Sampling and quantization in analog-to-digital converters.	374
9.3	Signal sampling.	374
9.4	Signal sampling at increasing sampling frequencies.	375
9.5	Sampling (a) without and (b) with aliasing.	377
9.6	Quantizer block and signal quantization.	378
9.7	Signal quantization and quantizer modeling.	379
9.8	$\Delta\Sigma$ analog-to-digital converters.	380
9.9	Quantization noise in oversampled converters.	380
9.10	Linear model of a $\Delta\Sigma$ modulator.	381
9.11	Noiseshaping in oversampled converters.	382
9.12	First-order $\Delta\Sigma$ modulator.	383
9.13	STF and NTF for the first-order $\Delta\Sigma$ modulator.	384
9.14	Power spectral density of the first-order $\Delta\Sigma$ modulator.	384
9.15	Dynamic range for first-order $\Delta\Sigma$ modulator.	386
9.16	Dynamic ranges for first-order $\Delta\Sigma$ modulator and different OSR values.	386
9.17	Block structure of the PSoC-based implementation of $\Delta\Sigma$ ADCs.	387
9.18	PSoC implementation of first-order $\Delta\Sigma$ ADC.	388
9.19	Power spectrum densities for a first-order $\Delta\Sigma$ modulator, with OSR = 32.	389
9.20	Power spectrum densities for a first-order $\Delta\Sigma$ modulator, with OSR = 64.	389
9.21	The sinc ² function for an OSR value = 64.	390
9.22	Timer interrupt service routine	391
9.23	$\Delta\Sigma$ ADC API routines.	392
9.24	$\Delta\Sigma$ ADC API routines.	393
9.25	Example of using the $\Delta\Sigma$ ADC API routines	393
9.26	Modeling of jitter noise	394
9.27	Effect of jitter noise on the PSD and DR of the first-order $\Delta\Sigma$ modulator.	395
9.28	Impact of the switch thermal noise.	396
9.29	Modeling the impact of switching noise.	397
9.30	Analysis of the switch thermal noise and OpAmp noise.	398
9.31	Modeling of the switch thermal noise	398
9.32	Impact of the switch thermal noise on the PSD and DR of a first-order $\Delta\Sigma$ modulator.	399
9.33	Modeling of OpAmp noise	400
9.34	Effect of OpAmp noise on the PSD and DR of a first-order $\Delta\Sigma$ modulator.	401
9.35	Impact of the integrator leakage on the PSD and DR of a first-order $\Delta\Sigma$ modulator.	402
9.36	Modeling of OpAmp slew rate and saturation.	402
9.37	Effect of OpAmp slew rate on the PSD and DR of a first-order $\Delta\Sigma$ modulator.	403
9.38	Effect of OpAmp saturation on the PSD and DR of a first-order $\Delta\Sigma$ modulator.	404
9.39	Second-order $\Delta\Sigma$ modulator.	404
9.40	STF and NTF for the second-order $\Delta\Sigma$ modulator.	405

9.41	Power spectral density for the second-order $\Delta\Sigma$ modulator.	406
9.42	Dynamic range for the second-order $\Delta\Sigma$ modulator.	407
9.43	Dynamic range for a second-order $\Delta\Sigma$ modulator and different OSR values.	408
9.44	Topology and analysis model for a second-order $\Delta\Sigma$ modulator.	408
9.45	PSoC-based implementation of the second-order $\Delta\Sigma$ modulator.	409
10.1	Signal and data processing in embedded applications.	414
10.2	The IDEA algorithm.	415
10.3	Optimized 16-bit unsigned multiplication algorithm.	416
10.4	Task graph of the face detection algorithm.	418
10.5	Algorithms for skin detection and template matching.	419
10.6	ADFGs for the time-intensive tasks of the face detection algorithm.	420
10.7	SFG and aBlox specification for a fourth order filter	424
10.8	SFG description and high-level specification for $\Delta\Sigma$ modulators.	426
10.9	$\Delta\Sigma$ ADC structure and compiled-code system simulation methodology.	427
10.10	Two basic blocks and their composition into a $\Sigma - \Delta$ stage.	427
10.11	OTA structural macromodel.	428
10.12	Structural patterns in third order single-loop $\Delta\Sigma$ ADC.	430
10.13	Structure of the C++ main program for system simulation.	432
10.14	C++ code for OTA class.	433
10.15	Pseudocode of the system simulation method.	433
10.16	SNR and DR plots for $\Delta\Sigma$ ADC.	434
10.17	Algorithm for architecture generation.	435
10.18	Example for architecture generation with branch-and-bound.	437

List of Tables

1.1	Summary of embedded systems' characteristics.	5
1.2	Popular CPU types used in embedded applications.	14
1.3	Popular microprocessors and microcontrollers.	15
1.4	Popular digital signal processors (DSPs).	17
1.5	Popular reconfigurable architectures.	18
1.6	Embedded market predictions (Source: BCC Research Group.	22
1.7	Fan speed control function depending on the measured temperature.	23
2.1	MOV instructions.	57
2.2	MVI instructions.	59
2.3	Characteristics of the four specification styles.	62
2.4	SWAP instructions.	63
2.5	POP and PUSH instructions.	64
2.6	ROMX instructions.	65
2.7	INDEX instructions.	66
2.8	ADC and ADD instructions.	67
2.9	<i>SBB</i> and <i>SUB</i> instructions.	69
2.10	INC instructions.	71
2.11	DEC instructions.	71
2.12	CMP instructions.	72
2.13	ASL and ASR instructions.	73
2.14	RLC and RRC instructions.	74
2.15	Bitwise AND instructions.	76
2.16	Bitwise OR instructions.	77
2.17	Bitwise XOR instructions.	78
2.18	CPL instructions	79
2.19	TST instructions.	79
2.20	Jump instructions.	81
2.21	CALL and LCALL instructions.	82
2.22	RET and RETI instructions.	82
2.23	SSC instructions.	83
2.24	HALT instruction.	86
2.25	NOP instruction.	86
2.26	Performance of the sequence detector implementation.	88
2.27	SROM functions.	93
2.28	SROM function variables.	93
2.29	SROM return codes.	94

3.1	List of interrupt types.	115
3.2	Structure of INT_MSK registers.	116
3.3	Structure of INT_CLR registers.	116
3.4	Programming of the port driving modes.	126
3.5	Structure of the registers <i>GDI_O_IN</i> and <i>GDI_E_IN</i>	131
3.6	Structure of the registers <i>GDI_O_OU</i> and <i>GDI_E_OU</i>	132
3.7	The logic functions implemented in LUTs.	137
3.8	Structure of <i>AMX_IN</i> register.	142
3.9	Programming the CPU clock.	145
3.10	Programming the <i>VC1</i> and <i>VC2</i> clocks.	145
4.1	Profiling data for the block structure in Figure 4.6.	161
4.2	Physical addresses of the DR0 , DR1 , and DR2 registers for rows 0 and 1.	173
4.3	Physical addresses of the DR0 , DR1 , and DR2 registers for rows 2 and 3.	174
4.4	Physical addresses of the CR0 and FN registers for rows 0 and 1.	174
4.5	Physical addresses of the CR0 and FN registers for rows 2 and 3.	175
4.6	Physical addresses of the IN and OU registers for rows 0 and 1.	175
4.7	Physical addresses of the IN and OU registers for rows 2 and 3.	176
4.8	Execution time in clock cycles for different implementation styles	195
6.1	Design tradeoffs for noninverting amplifier	265
6.2	Programmable connections to the resistor matrix bottom node.	279
6.3	Programmable gains of a continuous-time analog block.	279
6.4	Programmable inverting input connections of a CT analog block.	280
6.5	Programmable, noninverting, input connections of a analog block.	281
7.1	Control register addresses.	307
7.2	Programmable inputs to <i>AMuxSC</i> array.	310
7.3	Programmable inputs to <i>BMuxSC</i> array.	310
7.4	Programmable inputs to <i>CMuxSC</i> array.	310
7.5	Parameters for <i>DiffBlock SC</i> block	314
7.6	Parameters for the <i>ComBlock SC</i> block.	315
7.7	Parameters for the <i>GainInvert SC</i> block	315
7.8	Parameters for the <i>TwoBit SC</i> block.	318
7.9	Parameters for <i>ADModulator SC</i> block parameters	320
8.1	Reverse Bessel polynomials.	335
8.2	Chebyshev Polynomials.	336
8.3	Filter order versus first- and second-order factors.	344
8.4	Chebyshev (Elliptic) Rational Polynomials.	362
8.5	Comparison of analog vs. digital filters.	362
8.6	Comparison of filter types.	363
10.1	Comparison of the indirect and indexed addressing modes.	417
10.2	Speed-up results for different coprocessors	421

Preface

This textbook was developed for upper-level undergraduate, and first-year graduate level, curricula. It addresses three important aspects of embedded mixed-signal systems: (a) the defining characteristics of embedded applications, (b) embedded mixed-signal architectures, and (c) top-down design and design activities for developing performance-satisfying, optimized implementations. Although the authors have attempted to make the material presented here as self-contained as possible, the student will find it helpful to take advantage of the bibliographies at the end of each chapter, and the companion laboratory manual available online.

Embedded applications involve: (i) interfacing to analog signals and digital data, (ii) functionality sensing, control, actuation, data computation, and data communication, functionality; and (iii) design and performance constraints that must be satisfied by the system implementation. In addition to considering the general challenges of designing mixed-signal, embedded systems, various analog and digital interfaces and interfacing modules, for example, interfaces to temperature sensors, tachometers, and LCDs, filters, analog-to-digital converters (ADCs), quantizers, interrupt subsystems, and digital communication components based on standard protocols, e.g., SPI, UART, and I2C, are discussed in detail.

The topics discussed include the hardware and software used to implement analog and digital interfaces, for example, $\Delta\Sigma$ ADC topologies and circuits, various filter structures, amplifiers and other signal-conditioning circuits, PWMs, timers, I/O ports, interrupt service routines (ISRs), high-level communication primitives (APIs), firmware routines, and data structures for handling multiple, but similar, peripheral devices.

The authors have chosen Cypress Semiconductor's Programmable System on (a) Chip (PSoC) to illustrate many of the key points developed in this text. This choice was based largely on the fact that PSoC provides a broad range of the various components of a typical mixed-signal embedded system, for example, A/D and D/A converters, UARTs, $\Delta\Sigma$ modulators, filters, programmable gain amplifiers, instrumentation amplifiers, comparators, DTMF dialer, counters, timers, digital buffers, digital inverters, LCD and LED support, sleep timers, watchdogs, MUXs, PWMs, random sequence generators, flash temperature sensors, and so on, and all in a single chip.

Detailed design examples are presented throughout the text as illustrative examples of embedded systems, such as, interfacing to temperature sensor, tachometer and fan, tachometer ISR, SPI and UART implementations, SPI- and UART-based task communications, and ISR for decimation in $\Delta\Sigma$ ADCs. Recommended exercises are also provided at the end of each chapter.

The embedded functionality treated here can be divided into four broad categories: (1) control dominated systems, which are specified as finite state machines (FSM), (2) data-dominated

applications expressed as acyclic dataflow graphs (ADFG), (3) multitasking systems defined as task graphs, and (4) multimode systems specified as control and dataflow graphs. In addition, depending on the semantics of execution with respect to time, embedded mixed-signal systems are continuous-time, discrete-time, and event-driven (reactive) systems.

There are different types of embedded functionalities presented, for example, temperature controller systems, stack-based operations, subroutines for unsigned multiplication, bit manipulations, sequence detector applications, scalar products of two vectors, and several examples of communicating tasks. Regarding analog functionality, the material includes comparators, instrumentation amplifiers, filters, $\Delta\Sigma$ ADCs, differential and common mode amplification, and several signal conditioning front-ends.

This text emphasizes the importance of performance constraints and requirements in determining the optimal implementation of an embedded application. The performance attributes considered are cost, time-to-market, size and weight of the implementation, real-time constraints, and data accuracy. Constraints can be classified into global constraints, if they refer to the overall system, and local constraints, if they are related to the individual modules and subsystems. Constraint transformation is the relating of the global constraints to the local constraints, including the correlations between analog and digital constraints. Performance profiling is often used for computing the performance-criticality of functional blocks.

Several specific constraint transformation procedures, such as, relating the required processing accuracy/bandwidth of the input signals to the signal-to-noise requirement and sampling frequency of the ADC, and to the latency constraint of the digital processing are presented. Other examples include correlating the maximum bit rate of a serial input to the processing latency of the processing algorithm, studying the impact of the memory access mechanism and time on the total execution time of an application, estimating and reducing the timing overhead of data communication, handling predefined timing limits for the tachometer ISR, and improving system performance by architecture customization to the application's characteristics.

This textbook also specifies the performance attributes that describe analog and mixed-signal modules, for example, the nonidealities of continuous-time analog blocks (e.g., OpAmp finite gain, poles, zeros, input and output impedances, distortion, offset, power supply rejection ratio, saturation, slew rate, and circuit noise), the nonidealities of switched capacitor blocks (e.g., the nonzero switch resistance, channel charge injection, clock feedthrough, and finite OpAmp gain), and the concepts of quantization noise power, signal-to-noise ratio (SNR), dynamic range (DR), and power spectrum density in ADCs. Finally, the text models the dependency of the ADC performance on circuit nonidealities (e.g., jitter noise, switch thermal noise, integrator leakage, and OpAmp bandwidth, slew rate, saturation and noise).

The final chapter provides descriptions of two case studies, which reiterate the design flow for embedded systems, and ends by introducing some of the current challenges related to design automation for analog and mixed-signal systems.

LEGAL NOTICE

In this textbook the authors have attempted to teach the techniques of mixed-signal, embedded design based on examples and data believed to be accurate. However, these examples, data, and other information contained herein are intended solely as teaching aids and should not be used in any particular application without independent testing and verification by the person

making the application. Independent testing and verification are especially important in any application in which incorrect functioning could result in personal injury, or damage to property.

For these reasons the authors and Cypress Semiconductor Corporation make no warranties, express or implied, that the examples, data, or other information in this volume are free of error, that they are consistent with industry standards, or that they will meet the requirements for any particular application.

THE AUTHORS AND CYPRESS SEMICONDUCTOR EXPRESSLY DISCLAIM THE IMPLIED WARRANTIES OF MERCHANTABILITY AND OF FITNESS FOR ANY PARTICULAR PURPOSE, EVEN IF THE AUTHORS AND CYPRESS SEMICONDUCTOR CORPORATION HAVE BEEN ADVISED OF A PARTICULAR PURPOSE, AND EVEN IF A PARTICULAR PURPOSE IS INDICATED IN THE TEXTBOOK. THE AUTHORS AND CYPRESS SEMICONDUCTOR ALSO DISCLAIM ALL LIABILITY FOR DIRECT, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES THAT RESULT FROM ANY USE OF THE EXAMPLES, EXERCISES, DATA, OR OTHER INFORMATION.

Acknowledgment

Completion of this work would not have been possible without the participation of a number of people each of whom offered continual support and encouragement throughout the project.

Cypress Semiconductor participants included: George K. Saul (Vice President of the PSoC Business Unit at Cypress), Steve Gerber (Product Marketing Director), Heather Montag (Senior Technical Writer), Harold Kutz (Design Engineering Director), Patrick Kane (Director of Cypress' University Alliance Program), Dennis Sequine (Senior Applications Manager) and David Van Ess (Principal Applications Engineer).

Particular appreciation is expressed to David Van Ess, who can truly be said to be the "Engineer's engineer". Dave's prolific writings on "all things-PSoC" served as a rich resource upon which we drew deeply, often and with reverence.

Pengbo Sun, Varun Subramanian, Christian Ferent and Ying Wei, graduate students at State University of New York at Stony Brook, helped the authors develop several of the examples in the book. Yang Zhao helped by improving the figures.

And finally, our heart felt thanks for the many helpful suggestions provided by the students who participated in the first graduate level, mixed-signal and embedded design course at Stony Brook to use these materials.

The book is based in part on the following material courtesy of Cypress Semiconductor Corporation: PSoC Mixed Signal Array (Technical Reference Manual, Document No. PSoC TRM 1.21, 2005), PSoC Express (Version 2.0, 2006), PSoC Designer: Assembly Language User Guide (Spec. #38-12004, December 8 2003), PSoC Designer: C Language Compiler User Guide (Document #38-12001 Rev.*E, 2005), PSoC EXPRESS, Driver Author Guide (Version 2.0, 2006, available online), Motor Control with PSoC (presentation, 2006), Pseudo Random Sequence Generator (CY8C29/27/24/22/21xxx Data Sheet, September 21 2005), 8-bit and 16-bit Pulse Width Modulators (CY8C29/27/24/22/21xxx, CY7C6xxxx, and CYWUSB Data Sheet, October 3 2005), SPI Master (CYC29/27/24/22/21xxx, CY7C6xxxx, and CYWUSB Data Sheet, October 3 2005), SPI Slave (CYC29/27/24/22/21xx, CY7C6xxxx, and CYWUSB Data Sheet, October 3 2005), UART (CYC29/27/24/22/21xxx, CY7C64215, and CYWUSB Data Sheet, October 3 2005), DelSig8 v3.2, 8 Bit Delta Sigma ADC (Application Note, Oct. 3 2005), and the following application notes: AN224, AN2032, AN2036, AN2038, AN2041, AN2091, AN2112, AN2120, AN2129, AN2132, AN2148, AN2166, AN2168, AN2209, AN2216, AN2218, AN2233a, AN2269, AN2281, AN2283, AN2315, AN2325, AN2351, AN2326, AN2329, AN2332, AN2333, AN2367.